



**UNITED STATES DEPARTMENT OF COMMERCE
Patent and Trademark Office**

Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.
08/953,719	10/17/97	YOSHIDA	35.C12338

005514 WM01/1205
FITZPATRICK CELLA HARPER & SCINTO
30 ROCKEFELLER PLAZA
NEW YORK NY 10112

EXAMINER	
PIZIALI, J	
ART UNIT	PAPER NUMBER

2673

DATE MAILED: 12/05/00

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

DN

Office Action Summary

Application No.
08/953,719

Applicant(s)
YOSHIDA et al.

Examiner
Jeff Plzlall

Group Art Unit
2673



☒ Responsive to communication(s) filed on Oct 6, 2000

☐ This action is **FINAL**.

☐ Since this application is in condition for allowance except for formal matters, **prosecution as to the merits is closed** in accordance with the practice under *Ex parte Quayle*, 35 C.D. 11; 453 O.G. 213.

A shortened statutory period for response to this action is set to expire 3 month(s), or thirty days, whichever is longer, from the mailing date of this communication. Failure to respond within the period for response will cause the application to become abandoned. (35 U.S.C. § 133). Extensions of time may be obtained under the provisions of 37 CFR 1.136(a).

Disposition of Claim

☒ Claim(s) 1-5, 7-22, and 24-48 is/are pending in the applicat

Of the above, claim(s) _____ is/are withdrawn from consideration

☐ Claim(s) _____ is/are allowed.

☒ Claim(s) 1-5, 7-22, and 24-48 is/are rejected.

☐ Claim(s) _____ is/are objected to.

☐ Claims _____ are subject to restriction or election requirement.

Application Papers

☐ See the attached Notice of Draftsperson's Patent Drawing Review, PTO-948.

☐ The drawing(s) filed on _____ is/are objected to by the Examiner.

☐ The proposed drawing correction, filed on _____ is ☐ approved ☐ disapproved.

☐ The specification is objected to by the Examiner.

☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. § 119

☒ Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d).

☒ All ☐ Some* ☐ None of the CERTIFIED copies of the priority documents have been

☒ received.

☐ received in Application No. (Series Code/Serial Number) _____

☐ received in this national stage application from the International Bureau (PCT Rule 17.2(a)).

*Certified copies not received: _____

☐ Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).

Attachment(s)

☐ Notice of References Cited, PTO-892

☐ Information Disclosure Statement(s), PTO-1449, Paper No(s). _____

☐ Interview Summary, PTO-413

☐ Notice of Draftsperson's Patent Drawing Review, PTO-948

☐ Notice of Informal Patent Application, PTO-152

— SEE OFFICE ACTION ON THE FOLLOWING PAGES —

Art Unit: 2673

DETAILED ACTION

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1-5, 7-12, 15-16, 18-22, 24-29, 32-33, 35 and 38-47 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lewis (5,589,847) in view of Yamaguchi (5,438,342) and Shinya (5,170,158).

In regards to claim 1, Lewis discloses a matrix substrate having switching elements connected to picture element electrodes (550), intersecting scanning (G) and signal lines (D), a digital horizontal scanning circuit (505), a latch circuit (515), a D/A converter (255), signal transfer switches (520), and transfer switch selection (select) [see Figure 15A; Column 10, Lines 22-48]. Lewis does not expressly disclose inverting the polarity of the analog signal from the D/A converter, nor a buffer disposed between the D/A converter and the selection circuit.

However, Yamaguchi discloses inverting analog signal polarity [Figure 1; Column 2, Lines 1-29].

Art Unit: 2673

Furthermore, Shinya discloses buffering (16 & 17) D/A converter (15) output [Fig. 2; Column 4, Lines 1-27]. Lewis, Shinya and Yamaguchi are analogous art because they are from the field of driving matrix displays.

Thus, it would have been obvious to a person of ordinary skill in the art, at the time of the invention, to utilize Yamaguchi's analog signal inversion and Shinya's buffers with Lewis' analog data signals to suppress flicker and crosstalk.

In regards to claim 2, Lewis discloses applying analog signals to the signal lines (D) through the transfer switches (520) in every output of the selection circuit [see Figure 15B; Column 10, Lines 22-48].

In regards to claim 3, Lewis discloses less D/A convertors (255) than horizontally arranged switching elements (550), and sequentially inputting one convertor (520a) to plural switching elements ($D_{1,4}$) [see Figure 15A; Column 10, Lines 22-48].

In regards to claim 4, Lewis discloses a shift register (505) [see Figure 15A; Column 10, Lines 22-48].

In regards to claim 5, Lewis discloses a CMOS transistor for the switching element (550) [see Figure 15A; and the Abstract].

Art Unit: 2673

In regards to claim 7, Lewis discloses a D/A converter capable of inputting one bit more than the bit number of the picture data bits [see Figure 10; Column 8, Line 41 - Column 9, Line 10].

In regards to claim 8, Lewis discloses a changeover switch for selecting one of at least two groups of signal transfer switches (520) [see Figure 15A; Column 10, Lines 22-48].

In regards to claim 9, Lewis discloses supplying the picture data in divisions, and sampling is conducted by the horizontal scanning circuit (505) [see Figure 15B; Column 10, Lines 22-48].

In regards to claim 10, Lewis discloses changeover of the divided picture data [see Figure 10; Column 8, Line 54 - Column 9, Line 10].

In regards to claim 11, Lewis discloses an elevation circuit for boosting output [see Figures 3A-C; Column 6, Lines 37-56].

In regards to claim 12, Lewis discloses a clamp type amplifier [see Figures 3A-C; Column 6, Lines 37-56].

Art Unit: 2673

In regards to claim 15, Lewis discloses at least two analog buffer circuits and a circuit for selecting one of the buffer circuits [see Figure 10; Column 8, Line 54 - Column 9, Line 10].

In regards to claim 16, Lewis discloses positive and negative polarity [see Figure 10; Column 8, Line 54 - Column 9, Line 10].

In regards to claim 18, Lewis discloses a liquid crystal device comprising a matrix and a counter substrate having switching elements connected to picture element electrodes (550), intersecting scanning and signal lines (G) and signal lines (D), a digital horizontal scanning circuit (505), a latch circuit (515), a D/A converter (255), signal transfer switches (520), and transfer switch selection (select) [see Figure 15A; Column 10, Lines 22-48]. Lewis does not expressly disclose means for inputting signal-polarity inverting signals together with the picture data, and for inverting the polarity of the analog output of the D/A converter.

However, Yamaguchi discloses inverting analog signal polarity [Figure 1; Column 2, Lines 1-29].

Thus, it would have been obvious to a person of ordinary skill in the art, at the time of the invention, to utilize Yamaguchi's analog signal inversion with Lewis' analog data signals to suppress flicker and crosstalk.

Art Unit: 2673

In regards to claim 19, Lewis discloses applying analog signals to the signal lines (D) through the transfer switches (520) in every output of the selection circuit [see Figure 15B; Column 10, Lines 22-48].

In regards to claim 20, Lewis discloses less D/A convertors (255) than horizontally arranged switching elements (550), and sequentially inputting one convertor (520a) to plural switching elements (D_{1-4}) [see Figure 15A; Column 10, Lines 22-48].

In regards to claim 21, Lewis discloses a shift register (505) [see Figure 15A; Column 10, Lines 22-48].

In regards to claim 22, Lewis discloses a CMOS transistor for the switching element (550) [see Figure 15A; and the Abstract].

In regards to claim 24, Lewis discloses a D/A converter capable of inputting one bit more than the bit number of the picture data bits [see Figure 10; Column 8, Line 41 - Column 9, Line 10].

In regards to claim 25, Lewis discloses a changeover switch for selecting one of at least two groups of signal transfer switches (520) [see Figure 15A; Column 10, Lines 22-48].

Art Unit: 2673

In regards to claim 26, Lewis discloses supplying the picture data in divisions, and sampling is conducted by the horizontal scanning circuit (505) [see Figure 15B; Column 10, Lines 22-48].

In regards to claim 27, Lewis discloses changeover of the divided picture data [see Figure 10; Column 8, Line 54 - Column 9, Line 10].

In regards to claim 28, Lewis discloses an booster circuit for boosting output [see Figures 3A-C; Column 6, Lines 37-56].

In regards to claim 29, Lewis discloses a clamp type amplifier [see Figures 3A-C; Column 6, Lines 37-56].

In regards to claim 32, Lewis discloses at least two analog buffer circuits and a circuit for selecting one of the buffer circuits [see Figure 10; Column 8, Line 54 - Column 9, Line 10].

In regards to claim 33, Lewis discloses positive and negative polarity [see Figure 10; Column 8, Line 54 - Column 9, Line 10].

In regards to claim 35, Lewis discloses a display apparatus [see Column 1, Lines 9-17].

Art Unit: 2673

In regards to claim 38, Lewis discloses a matrix substrate having plural switching elements provided in a matrix corresponding to intersecting points of scanning lines (G) and signal lines (D), plural picture element electrodes (550) connected to the switching elements, a horizontal circuit (505) for inputting the signals to the switching elements, and a vertical circuit for driving the scanning lines, the matrix substrate comprising: a horizontal scanning circuit for sampling a picture data based on digital picture signals; a latch circuit (515) for memorizing the data synchronously with output from the horizontal scanning circuit; and a D/A converter (255) for converting the output from the latch circuit into analog signals [see Figure 15A; Column 10, Lines 22-48]. Lewis does not expressly disclose means for inputting a signal-polarity inverting signal together with the picture data, and for inverting the polarity of the analog output of the D/A converter.

However, Yamaguchi discloses inverting analog signal polarity [Figure 1; Column 2, Lines 1-29].

Thus, it would have been obvious to a person of ordinary skill in the art, at the time of the invention, to utilize Yamaguchi's analog signal inversion with Lewis' analog data signals to suppress flicker and crosstalk.

Art Unit: 2673

In regards to claim 39, Lewis discloses a CMOS transistor for the switching element (550) [see Figure 15A; and the Abstract].

In regards to claim 40, Lewis discloses a D/A converter capable of inputting one bit more than the bit number of the picture data bits [see Figure 10; Column 8, Line 41 - Column 9, Line 10].

In regards to claim 41, Lewis discloses an booster circuit for boosting output [see Figures 3A-C; Column 6, Lines 37-56].

In regards to claim 42, Lewis discloses a clamp type amplifier [see Figures 3A-C; Column 6, Lines 37-56].

In regards to claim 43, Lewis discloses a liquid crystal apparatus, comprising: a matrix substrate having plural switching elements provided in a matrix corresponding to intersecting points of scanning lines (G) and signal lines (D), plural picture element electrodes (550) connected to the switching elements, a horizontal circuit (505) for inputting the signals to the switching elements, and a vertical circuit for driving the signal lines; an opposite substrate opposing the matrix substrate; and a liquid crystal material between the matrix substrate and the opposite substrate, the apparatus further comprising a horizontal scanning circuit for sampling a picture

Art Unit: 2673

data based on digital picture signals; a latch circuit (515) for memorizing the data synchronously with output from the horizontal scanning circuit; and a D/A converter (255) for converting the output from the latch circuit into analog signals [see Figure 15A; Column 10, Lines 22-48].

Lewis does not expressly disclose means for inputting a signal-polarity inverting signal together with the picture data, and for inverting the polarity of the analog output of the D/A converter.

However, Yamaguchi discloses inverting analog signal polarity [Figure 1; Column 2, Lines 1-29].

Thus, it would have been obvious to a person of ordinary skill in the art, at the time of the invention, to utilize Yamaguchi's analog signal inversion with Lewis' analog data signals to suppress flicker and crosstalk.

In regards to claim 44, Lewis discloses a CMOS transistor for the switching element (550) [see Figure 15A; and the Abstract].

In regards to claim 45, Lewis discloses a D/A converter capable of inputting one bit more than the bit number of the picture data bits [see Figure 10; Column 8, Line 41 - Column 9, Line 10].

Art Unit: 2673

In regards to claim 46, Lewis discloses an booster circuit for boosting output [see Figures 3A-C; Column 6, Lines 37-56].

In regards to claim 47, Lewis discloses a clamp type amplifier [see Figures 3A-C; Column 6, Lines 37-56].

3. Claims 13-14, 17, 30-31, 34, 36-37 and 48 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lewis (5,589,847), Yamaguchi (5,438,342) and Shinya (5,170,158) as applied respectively to claims 1, 18 and 35 above, and further in view of Misawa et al. (5,250,931).

In regards to claim 13, Lewis does not expressly disclose decoding signals.

However, Misawa et al. discloses decoding signals [see Figure 1; Column 4, Line 58 - Column 5, Line 5]. Lewis and Misawa et al. are analogous art because they are from the shared field of active matrix display technology.

At the time of invention, it would have been obvious to a person of ordinary skill in the art to utilize Misawa's decoder in Lewis' driving circuit. The motivation for doing so would have been to provide a precise method of processing input signals. Therefore, it would have been obvious to combine Lewis with Misawa et al. to obtain the invention as specified in claim 13.

In regards to claim 14, Lewis does not expressly disclose a diffusion layer in a semiconductor substrate, and an impurity concentration of a diffusion layer.

Art Unit: 2673

However, Misawa et al. discloses a diffusion layer in a semiconductor substrate, and an impurity concentration of a diffusion layer [see Figures 3A-B; Column 6, Line 29 - Column 7, Line 59].

At the time of invention, it would have been obvious to a person of ordinary skill in the art to utilize Misawa's semiconductor substrate in Lewis' driving circuit. The motivation for doing so would have been to provide an inexpensive and accurate method of manufacturing the device. Therefore, it would have been obvious to combine Lewis with Misawa et al. to obtain the invention as specified in claim 14.

In regards to claim 17, Lewis does not expressly disclose polishing the picture element electrode by chemical mechanical polishing.

However, Misawa et al. discloses chemical mechanical polishing [see Figures 4A-D; Column 7, Line 60 - Column 8, Line 2].

At the time of invention, it would have been obvious to a person of ordinary skill in the art to utilize Misawa's polishing technique on Lewis' picture elements. The motivation for doing so would have been to provide an inexpensive and precise method of producing the device. Therefore, it would have been obvious to combine Lewis with Misawa et al. to obtain the invention as specified in claim 17.

Art Unit: 2673

In regards to claim 30, Lewis does not expressly disclose decoding signals.

However, Misawa et al. discloses decoding signals [see Figure 1; Column 4, Line 58 - Column 5, Line 5].

For the reasons set forward in the above rejection of claim 13, it would have been obvious to combine Lewis with Misawa et al. to obtain the invention as specified in claim 30.

In regards to claim 31, Lewis does not expressly disclose discloses a diffusion layer in a semiconductor substrate, and an impurity concentration of a diffusion layer.

However, Misawa et al. discloses a diffusion layer in a semiconductor substrate, and an impurity concentration of a diffusion layer [see Figures 3A-B; Column 6, Line 29 - Column 7, Line 59].

For the reasons set forward in the above rejection of claim 14, it would have been obvious to combine Lewis with Misawa et al. to obtain the invention as specified in claim 31.

In regards to claim 34, Lewis does not expressly disclose polishing the picture element electrode by chemical mechanical polishing.

However, Misawa et al. discloses chemical mechanical polishing [see Figures 4A-D; Column 7, Line 60 - Column 8, Line 2].

For the reasons set forward in the above rejection of claim 17, it would have been obvious to combine Lewis with Misawa et al. to obtain the invention as specified in claim 34.

Art Unit: 2673

In regards to claim 36, Lewis does not expressly disclose a reflection type liquid crystal panel as the LCD.

However, Misawa et al. discloses a reflection type liquid crystal panel as the LCD, and displays a picture image by introducing light emitted from a light source to the liquid crystal panel, and projecting reflected light through an optical system onto a screen [see Figures 16-18; Column 15, Line 52 - Column 17, Line 34].

At the time of invention, it would have been obvious to a person of ordinary skill in the art to utilize Misawa's reflection type liquid crystal panel as Lewis' LCD. The motivation for doing so would have been to allow Lewis' device to drive a type of LCD with a large consumer market. Therefore, it would have been obvious to combine Lewis with Misawa et al. to obtain the invention as specified in claim 36.

In regards to claim 37, Lewis does not expressly disclose a liquid crystal panel comprising a picture element unit array and a microlens array.

However, Misawa et al. discloses a liquid crystal panel comprising a picture element unit array and a microlens array: the picture unit array having picture element units arranged two-dimensionally at a prescribed pitch on the substrate, three color picture elements, and a combination of a first and second picture elements being arranged in a first direction and another combination of the first and third color picture elements being arranged in a second direction with the first color element common to both combinations; and the microlens array being arranged

Art Unit: 2673

two-dimensionally above the picture element array at the pitch corresponding to the pitches of the two color picture element combinations arranged in the first and second direction on the substrate [see Figures 16-18; Column 15, Line 52 - Column 17, Line 34].

For the reasons set forward in the above rejection of claim 36, it would have been obvious to combine Lewis with Misawa et al. to obtain the invention as specified in claim 37.

In regards to claim 48, Lewis does not expressly disclose decoding signals.

However, Misawa et al. discloses decoding signals [see Figure 1; Column 4, Line 58 - Column 5, Line 5].

For the reasons set forward in the above rejection of claim 13, it would have been obvious to combine Lewis with Misawa et al. to obtain the invention as specified in claim 48.

Response to Arguments

4. Applicant's arguments filed October 6, 2000 have been fully considered but they are not persuasive.

The applicant contends Lewis (5,589,847) fails to disclose disposing a buffer between the D/A converter and the selection circuit, "which is nowhere discussed on the Office Action."

Firstly, the examiner wishes to point out the reason why such a limitation was never addressed in any prior Office Action is because the limitation never existed in any claims, until now. Secondly, Shinya (5,170,158) does disclose buffering (16 & 17, Fig. 2) D/A converter (15, Fig. 2) output

Art Unit: 2673

(Column 4, Lines 1-27). Thus, it would have been obvious at the time of invention for one of ordinary skill in the art to add Shinya's buffers to Lewis' D/A converter output lines.

The applicant further contends Yamaguchi (5,438,342) fails to disclose means for inverting the polarity of the analog output of the D/A converter. However, the examiner respectfully maintains that Yamaguchi does disclose polarity inversion of analog data signals (Col. 2, Lines 9-15). Since Lewis discloses analog data signals output from D/A converters (255; Fig. 15A), it would have been obvious at the time of invention for one of ordinary skill in the art to utilize Yamaguchi's polarity inversion technique on Lewis' analog data signals.

Art Unit: 2673

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jeff Piziali whose telephone number is (703) 305-8382. The examiner can normally be reached on Monday - Friday from 6:30 AM to 3 PM E.S.T.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala, can be reached on (703) 305-4938.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-3900.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

(703) 308-9051, (for formal communications intended for entry)

Or:

(703) 308-6606 (for informal or draft communications, please label

"PROPOSED" or "DRAFT")

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington. VA., Sixth Floor (Receptionist).



**BIPIN SHALWALA
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2600**

JP
12/4/00